Optically-Clocked Instruction Set Extensions for High Efciency Embedded Processors
نویسندگان
چکیده
—We propose a technique to localize computation in Instruction Set Extensions (ISEs) that are clocked at very high speed with respect to the processor. In order to save power, data to and from Custom Instruction Units (CIUs) is synchronized via an optical signal that is detected through a Single-Photon Avalanche Diode (SPAD) capable of timing uncertainties as low as 50 ps. The CIUs comprise a free-standing local oscillator serving a computing area of a few tens of square micrometers, thus resulting in extremely reduced power dissipations, since the distribution of a high frequency clock over long distances is avoided. This approach is based on the globally asynchronous locally synchronous concept, whereby the granularity of the local domains is reduced to a minimum, thus enabling extremely high local clock frequencies and low power, while minimizing substrate noise injection and intra-chip interference. Thanks to this approach we can free ourselves from expensive synchronization techniques such as FIFOs, delays, or ip-op based synchronizers by creating xed synchronization points in time where data can be exchanged. The paradigm is demonstrated on a chip designed and fabricated in a standard 90 nm CMOS technology. A full characterization demonstrates the suitability of the approach. Index Terms—Clock distribution, embedded systems, globally asynchronous locally synchronous (GALS), instruction set extensions (ISEs), optical clocking, optically clocked ISEs, single-photon avalanche diode (SPADs).
منابع مشابه
Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors
Secure communication over public networks like the Internet requires the use of cryptographic algorithms as basic building blocks. Most cryptographic workloads pose a considerable burden on devices like PDAs, cell phones, and sensor nodes, which are limited in processing power, memory and energy. In this paper we present an approach to increase the efficiency of 32-bit processors for handling s...
متن کاملProtecting AES Software Implementations on 32-Bit Processors Against Power Analysis
The Advanced Encryption Standard is used in many embedded devices to provide security. In the last years, several researchers have proposed to enhance general-purpose processors with custom instructions to increase the efficiency of cryptographic algorithms. In this work we have evaluated the impact of such instruction set extensions on the implementation security of AES. We have compared sever...
متن کاملDesign and Simulation of High Performance Parallel Architectures Using the ISAC Language
Most of modern embedded systems for multimedia and network applications are based on parallel data stream processing. The data processing can be done using very long instruction word processors (VLIW), or using more than one high performance application-specific instruction set processor (ASIPs), or even by their combination on single chip. Design and testing of these complex systems is time-co...
متن کاملAccelerating Core Networking Functions Using The UltraSPARC VIS Instruction Set
As networking technologies move from the Megabits/second to the Gigabits/second realm, designers of bridges, routers, switching hubs and telecommunications equipment are building increasingly sophisticated embedded systems. Sun Microelectronics is addressing the performance shortcoming of existing embedded processors by improving computational efficiency and data transmission performance of the...
متن کاملGenerating and evaluating application-specific hardware extensions
Modern platform-based design involves the application-specific extension of embedded processors to fit customer requirements. To accomplish this task, the possibilities offered by recent custom/extensible processors for tuning their instruction set and microarchitecture to the applications of interest have to be exploited. A significant factor often determining the success of this process is th...
متن کامل